- 🔭 I’m currently working on random RTL and embedded projects I find interesting but also help me learn new skills
- 🌱 I’m currently learning Python, C, Verilog, Java and SystemVerilog & UVM in the future
- 👯 I’m looking to collaborate on any interesting ideas for hardware and embedded projects
- 🤔 I’m looking for help with RTL design & verification, VLSI frontend & backend, FPGA implementation, embedded design, PCB design
- 😄 Pronouns: he/him
- ⚡ Fun fact: The fastest I've ever skied is 87 km/h, that's faster than city metros!
-
University of Waterloo
- Greater Toronto Area
Highlights
- Pro
Pinned Loading
-
Entropic_R32-SC_RISC-V
Entropic_R32-SC_RISC-V PublicSingle-cycle RISC-V CPU utilizing the RV32I ISA. Designed, verified and ASIC-flowed
SystemVerilog 3
-
spi-pwm-controller-uwasic
spi-pwm-controller-uwasic PublicForked from UW-ASIC/onboarding-start
UWASIC PWM peripheral controller chip using SPI protocol with TT's interface and SkyWater 130nm PDK, GDS 3D visualizer in deployed page below ↓
Python 3
-
-
my-hdlbits-solutions
my-hdlbits-solutions PublicAn archive for my solutions to HDLBits (a RTL learning platform by UofT) problem sets, organized by topic
Verilog 2
-
Entropic_R32-P5_RISC-V
Entropic_R32-P5_RISC-V Publicwe upgradingggggg!! (this is lowk kinda hard most neuron activation ive ever had)
SystemVerilog 1
If the problem persists, check the GitHub status page or contact support.

