XiangShan
Open-source high-performance RISC-V processor
Pinned Loading
Repositories
Showing 10 of 104 repositories
- minjie-playground Public
MinJie is an open-source platform supporting agile hardware development flow. This is a playground for the MinJie agile chip design tools.
- XiangShan-Dashboard Public
- gsim Public
- XSCache Public
Open-source L2 (RN) & LLC (HN) cache for XiangShan open-source RISC-V core. Supports CHI Issue B/C/E.b protocols.
- GEM5 Public
- XSAICache Public Forked from OpenXiangShan/XSCache
A fork of XSCache for XSAI. Supports High-Bandwidth L2 Cache design.
Top languages
Loading…
Most used topics
Loading…