Building custom CUDA, Triton, and TIRx kernels for LLM inference — speculative decoding, MoE scheduling, and the hardware boundary.
|
Workload-aware MoE kernels on NVIDIA Blackwell Project-owned BF16 MoE grouped-GEMM family in TIRx: double-buffered → persistent → warp-specialized → dynamic / chunked / hybrid → CLC.
🎯 Routing-aware dispatch under Zipfian / heavy-hitter skew · Nsight on B200 |
⚡ VeloSpecGrammar-aware speculative decoding 3 CUDA + 1 Triton kernel. Adaptive K via bitmask popcount.
🔥 2.7× throughput on enum-heavy schemas · A100-SXM4 |
🛠️ CUDA · TIRx · Triton · PyTorch · C++ · Nsight Compute · Blackwell · A100