Skip to content

docs: rock3b: fix GPIO3_C5 for UART7_RX_M1 and mark I2S3 M0 functions - #2002

Open
tangzz-radxa wants to merge 1 commit into
radxa-docs:mainfrom
tangzz-radxa:docs/rock3b-gpio-issue571
Open

docs: rock3b: fix GPIO3_C5 for UART7_RX_M1 and mark I2S3 M0 functions#2002
tangzz-radxa wants to merge 1 commit into
radxa-docs:mainfrom
tangzz-radxa:docs/rock3b-gpio-issue571

Conversation

@tangzz-radxa

Copy link
Copy Markdown
Contributor

Fix ROCK 3B 40-pin GPIO table issues reported in #571:

  1. UART7_RX_M1 (pin 13) missing GPIO number — added GPIO3_C5 (verified against RK3568 TRM and ROCK 3B V1.51 schematic; consistent with ROCK 3A / ROCK 3 e25 tables).
  2. I2S3 M0 functions not marked — added per RK3568 TRM Table 21-5 (i2s3_mclkm0/sclkm0/lrckm0/sdom0/sdim0, all mux 3'b001) and ROCK 3B V1.51 schematic:
    • pin 36: I2S3_MCLK_M0 (GPIO3_A2)
    • pin 12: I2S3_SCLK_M0 (GPIO3_A3)
    • pin 35: I2S3_LRCK_M0 (GPIO3_A4)
    • pin 40: I2S3_SDO_M0 (GPIO3_A5)
    • pin 38: I2S3_SDI_M0 (GPIO3_A6)

Both zh and en pages updated.

Fixes #571

- Pin 13 UART7_RX_M1 was missing its GPIO number; add GPIO3_C5
  (verified against RK3568 TRM and ROCK 3B V1.51 schematic)
- Mark I2S3 M0 functions on GPIO3_A2-A6 per RK3568 TRM Table 21-5:
  pin 36 I2S3_MCLK_M0, pin 12 I2S3_SCLK_M0, pin 35 I2S3_LRCK_M0,
  pin 40 I2S3_SDO_M0, pin 38 I2S3_SDI_M0

Fixes radxa-docs#571
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Issue from rock3/rock3b/hardware-design/hardware-interface

1 participant